

INTERNATIONAL JOURNAL FOR ADVANCE RESEARCH IN ENGINEERING AND TECHNOLOGY

WINGS TO YOUR THOUGHTS.....

performed when the word line activates the pass transistors and thus enabling the bit lines BL and BLB to connect to internal nodes. To read '1' BL retains its charge and BLB is pulled down by transistors M2 and M4. This decrease in voltage is read by the circuit as logic 1. To read a '0', BLB retains its value and BL is pulled down by transistor M1 and M3.

(B) Write mode:

The write operation is performed in SRAM by providing the values to be written to bit lines. If we want to write '1' then BL will be given logic 1 or will be kept high and BLB will be discharged to logic 0 or kept low. When the word line is activated, the input node is written with logic high or 1. To write a 0, the BL is kept at 0 or logic low and BLB is kept at logic 1 or high. When the word line is activated, logic 0 is written to the internal node of the cell.

(C) Standby mode:

Pass transistors will disconnect from the cell bit lines when the word line is not asserted. Two cross inverters formed the two inverter which is connected back to back reinforce each other as they are disconnected from the outside world. And they will pass the data in which they have already stored in the memory cell. [3]




Figure 2: Power waveform of read operation.




Figure 3: Voltages in read operation.




Figure 4: Power waveform in write operation.




Figure 5: Voltages in write operation.




Fig 6: Power waveform of Standby mode.




Figure 7: Voltages in Standby mode.

3. PROPOSED WORK

The proposed SRAM cell is shown in Fig. 12. The motive behind the work is to utilize the benefits of transmission gates in the SRAM cell circuit. The transmission gate circuit is effective in transferring the input voltage to the output without any attenuation. Transmission gates enable rail to rail swing. It works as a switch network which is capable of transferring the input voltage to output without threshold attenuation. [4]




Figure 8: A 2T SRAM cell using transmission gate.

INTERNATIONAL JOURNAL FOR ADVANCE RESEARCH IN ENGINEERING AND TECHNOLOGY

WINGS TO YOUR THOUGHTS.....




Figure 9: Power waveform of Read operation.




Figure 10: Voltages in Read operation.




Figure 11: Power waveform of Write operation.




Figure 12: Voltages in write operation.




Figure 13: Power waveform of Standby mode.




Figure 14: Voltages in Standby mode.

4. SIMULATION ANALYSIS AND RESULT

The work has been simulated in TSPICE simulator using a 250nm standard technology. The simulation conditions are summarized in Table -1.

Table – 1: Simulation Conditions.

Device Name	Parameters
Resistors	10k
PMOS & NMOS	W/L = 2.5u / 0.25u
Simulation Condition	
VDD	2.5V
BL	2.5v
WL	5v Pulse

(A)RESULTS:

We have successfully simulated the proposed work and the previous work and the results show that the proposed design is effective in reducing the power consumption in a SRAM cell. Table – 2 shows the comparison between the 4T SRAM cell and the proposed design on basis of power consumption.

Table – 2: Results.

Mode	Previous work (Average power consumption)	Proposed work (Average power consumption)	% Change
Standby Mode	1.143785e-003 w	1.143794e-003 w	Negligible
Write 1	9.167252e-004 w	8.844495e-004 w	3.52
Write 0	8.935467e-004 w	8.628285e-004 w	3.43
Read 1	6.471104e-004 w	5.813082e-004 w	10.16
Read 0	6.512008e-004 w	5.855091e-004 w	10.08

5. CONCLUSION

In this paper, we have designed a low power 2T SRAM cell using transmission gate. We have successfully analyzed the 4T SRAM cell and the proposed SRAM cell and found out that the 2T SRAM cell with transmission gate is more efficient and consumes less power than the 4T SRAM cell.

REFERENCES

- [1] Masood Qazi, Mahmut E. Sinangil, and Anantha P. Chandrakasan, "Challenges and Directions for Low-Voltage SRAM", Copublished by the IEEE CS and the IEEE CASS 0740-7475/11/\$26.00 2011.
- [2] Kaushik Roy, Sharat C. Prasad, "Low-Power CMOS VLSI Design", a John Wiley & Sons, 02-Feb-2009.
- [3] Sung-Mo Kang, Yusuf Leblebici, "CMOS Digital Integrated Circuits: Analysis and Design", Tata McGraw-Hill Education.
- [4] Sunil Kumar Ojha, P.R. Vaya, "A Novel architecture of SRAM cell for low power application", ISSN (Print): 2278-8948, Volume-2, Issue-4, 2013.