

# INTERNATIONAL JOURNAL FOR ADVANCE RESEARCH IN ENGINEERING AND TECHNOLOGY

WINGS TO YOUR THOUGHTS.....

## TO DESIGN AN I<sup>2</sup>C MASTER PROTOCOL IN VHDL FOR DESIRED AND CHANGING BUS CLOCK SPEED E.g. 100 KBPS AND 400 KBPS

Mudit Vaish<sup>1</sup>, Twinkle Gupta<sup>2</sup>, Rakesh Jain<sup>3</sup>

<sup>1</sup>Research Scholar, Suresh Gyan Vihar University  
Jaipur, Rajasthan, India  
muditvaish8191@gmail.com

<sup>2</sup>Research Scholar, Suresh Gyan Vihar University  
Jaipur, Rajasthan, India  
gupta.twinkle18291@gmail.com

<sup>3</sup>Assistant Professor, Suresh Gyan Vihar University  
Jaipur, Rajasthan, India  
100jaijeendradra@gmail.com

**Abstract:** Now a days, every user wants maximum speed for data transfer between two devices. As the manufacturer is increasing the data transfer speed, its architecture is a matter of concern while trying to develop it. In 1982, Philips, a giant manufacturer developed the I<sup>2</sup>C protocol for 100 Kbps speed. And this speed is increased in later versions. Nowadays, a speed of 3.4 Mbps and 5.0 Mbps is in vogue, at which different manufacturers are developing their devices. Here, in this work, I have found out how to work on two several speed, with a single code of VHDL module. By using this, we will be able to communicate at two speeds i.e. 100 Kbps and 400 Kbps via a single set of code. One code for two different speeds makes the architecture simpler to use and understand it. And in addition, its designing will be less complex and so more compact in size, which is what a big concern of manufacturers.

**Keywords:** I<sup>2</sup>C Master Protocol, IIC, SDA and SCL Lines, I2C Advantages, I2C protocol code in VHDL.

### 1. INTRODUCTION

The I2c bus also known as Inter- Integrated circuit and referred as I-squared-C, I-two-C or IIC is a multi-master serial single-ended computer bus designed by Phillips to connecting low speed peripherals to a mother-board, embedded system, cell phones or other electronic device. It is a 2-wire, half duplex data link designed for data transfer between a computer and other peripherals [3]. Its block diagram is shown in Fig. 1.

It was designed in 1982, and then it was able to only a maximum of 100 k-bit per second. Then, a Fast mode came into existence and it was able to transfer at the rate of 400 k-bit per second. And since, 1998, a 3.4M-bit per second option is available. And nowadays, 5000 k-bit per second is in vogue. Here, we are discussing and understanding the Fast mode that is being capable of a transfer rate of a maximum 400 K-bit per second. The program is designed in VHDL for both 100 Kbps and 400 Kbps and we can understand its working through its waveforms.

The two wires of I2C bus are SDA and SCL. SDA is Serial Data Line and SCL is Serial Clock Line. These lines are bi-directional and open drain and pulled up by resistors. The devices on the bus pulls a wire to GND to transmit a logical

“0” (zero) and release a line (floating condition) to send a logical one [6].




Figure 1: I<sup>2</sup>C Master Block Diagram

The I2C-bus is also used in various control architectures such as System Management Bus (SM Bus), Power Management Bus (PM Bus), Intelligent Platform Management Interface (IPMI), Display Data Channel (DDC) and Advanced Telecom Computing Architecture (ATCA). The I2C bus is also available in various operating modes.



# INTERNATIONAL JOURNAL FOR ADVANCE RESEARCH IN ENGINEERING AND TECHNOLOGY

*WINGS TO YOUR THOUGHTS.....*

in which I2C-bus protocol is being used [2], are as follows-

**a. CBUS COMPATIBILITY:**

Standard mode I2C-bus can be connected with CBUS receivers, however, a third bus line called DLEN must be connected and the acknowledge bit omitted. And then, after transmission of the CBUS address, the communication is been done by CBUS, DLEN lines and some STOP conditions. And this STOP condition is been recognized by all devices.

**b. SYSTEM MANAGEMENT BUS:**

It is generally used in PC motherboards for power supply monitor, temperature monitor etc. SM Bus uses I2C hardware and addressing, but it needs second level software which includes an Address Resolution Protocol that can make dynamic address allocations. This dynamic reconfiguration of the system allow bus device to be 'hot-plugged' and used immediately, without restarting the system. This advantage results in a PLUG-and-PLAY user interface.

**c. POWER MANAGEMENT BUS:**

The Power Management Bus uses the I2C-bus protocol through SM Bus Version 1.1. It is a standard way to communicate between power converters and a system host over the SM Bus to provide more intelligent control of the power converters.

**d. INTELLIGENT PLATFORM  
MANAGEMENT INTERFACE:**

IPMI defines a standardized, abstracted, message-based interface for IPM hardware. IPMI increases reliability of systems by monitoring parameters such as temperatures, voltages, fans and chassis intrusion. It provides general system management functions such as automatic alerting, automatic system shutdown and restart, remote restart and power control.

**e. ADVANCED TELECOM COMPUTING  
ARCHITECTURE:**

ATCA is a follow-on to compact PCI (C-PCI), providing a larger card area, larger pitch and larger power supply for use in advanced rack-mounted telecom hardware. It includes a fault-tolerant scheme for thermal management that uses I2C-bus communication between boards. In ATCA, this requires some extra hardware and software to manage the dual I2C Buses. In Addition, on-board temperature reporting, tray

capability reporting, fan turn-off capabilities, and non-volatile storage are required.

**f. DDC - DISPLAY DATA CHANNEL:**

The DDC allows a monitor or display to inform the host about its identity and capabilities. It allows bi-directional communication between the display and the host. It enables the controls of monitor functions such as image display and communication with other devices connected to the I2C-Bus.

## 4. DESINGING SCHEME

To design this protocol for two various speeds 100 Kbps and 400 Kbps, I have used the same code in VHDL. To design it at manufacturer level, only some small changes will be there in its architecture. And we can design it by using PLANAHEAD too.

In our program, we gave input to bus clock at 4,00,000 Hz, means 400 Kbps maximum transfer speed. We can also provide 100 KHz or even more than 400 KHz. This code is efficient at any speed. Don't forget that we'll also have to take a look as per its designing. So here, we can take its example with 400 Kbps. We have provided input clock of 50 MHz for creation of a divider = (input clock / bus clock)/4; this divider is number of cycles in quarter cycle of SCL.

The busy and other signals are also being used as shown in fig for showing that at this time, a particular data transfer is being occurring. So when, busy will be ON, no any other request will be taken.

Its further working can be understood by its theory of operation and its state diagram in previous section. The working of transfer of data from master to any selected slave device is same as its state diagram. These two acknowledgements are nothing but the acknowledgements between master and slave, after which only, a master device will transfer the data to a slave device.

## 5. CONCLUSION

We can see data transfer at this speed in the fig. 4. The data (DATA\_WR) at the address (ADDR) is transmitted at the same address and received by the particular address. We can see this transmitted data in the figure as (DATA\_TX). It can also be observed that state is being changed from READY to START. And other states cannot be shown as per its diagram. But after giving input as per its requirements in the system, this code is showing every state like ACKNOWLEDGEMENT and RD or WR states.

